Indexing t e r m s High speed hlfering, Sysrolic array,. Lineor phase filtering. FIR digiral filtering Abstract: A new method for high speed realisation of 1-dimensional (1D) linear phase FIR digital filter is presented. The method makes use of pipelining in systolic arrays to reduce the minimum clock cycle time, the delayed two-path structure to increase processing speed, and the symmetry of coefficients in a linear phase FIR digital filter to reduce multiplications. The resultant systolic delayed two-path digital filter structure is consisted of four systolic arrays built from one type of basic cells with nearest neighbour interconnections. The method is optimal in terms of the number of multiplications. Both input and output of the proposed filter structure can also be systolised to form an overall pure systolic structure. The proposed digital filter structure can provide a speed improvement of 32 times as compared to that of a direct realisation of the same filter using a single processor. The proposed method is attractive for high speed adaptive and nonadaptive digital filtering.
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Introduction
Linear phase digital filtering is necessary in applications where frequency dispersion of an input signal due to nonlinear phase characteristic must be avoided. There are many applications in the areas of communications, spectral estimation, data transmission, speech processing etc., where linear phase characteristics of an input signal has to be preserved after filtering. Due to its coefficient symmetry property and the absence of a recursive part, the use of a linear phase FIR digital filter for linear phase filtering is very often the simplest choice in situations where linear phase responses are desired. The concept of the delayed N-path technique for high speed realisation of 1D digital filters has been advanced recently 11-51, The method can provide speed improvements of: N 2 times using N 2 digital signal processors (DSPs) for FIR digital filters, and 2 N 2 times using 2 N Z DSPs for IIR digital filters, as compared to that of a direct realisation of the same filter using one single digital signal processor (DSP). Systolic array has been an important technlque for speeding up computation [6- single processor. Consequently, the maximum total number of operations per time unit and hence its maximum throughput rate can be increased by M times. The level of performance of a systolic array depends on how successful a given computation can be decomposed into simple and identical computational steps with nearest neighbour communications.
In this paper, a new method of high speed realisation of 1D linear phase FIR digital filter is introduced. The new method is consisted of two steps. First of all, a 1D linear phase FIR digital filter is transformed into its corresponding delayed two-path structure. The resultant delayed two-path structure is then transformed into a parallel systolic array structure using one type of basic cell with nearest neighbour interconnections, which is optimal in terms of the number of multiplications. The method presented in this paper can achieve a maximum speed improvement of 32 times over the direct realisation of the same filter using one processor. shown in Fig. 2 . O n combining Figs. 1 and 2, a delayed two-path FIR digital filter structure is obtained as shown in Fig. 3 . In Fig. 3 , we shall call the top path as path 0 and the bottom path as path I , and their corresponding parallel blocks as parallel block 0 and parallel block 1, respectively. The input signal, x(k), is first subdivided into two parallel paths, path 0 and path I , such that x,(k) = where the subscript 0 represents odd N and the subscript K can be E or 0 depending on whether
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For (N -1)/2 odd, we have
As seen from eqns. 5-9, the transfer function, H ( z -' ) , of an odd N 1D linear phase FIR digital filter can be decomposed into two parallel transfer functions with each transfer function represented by a polynomial A i ( Y 2 ) together with a delay factor z -' for i = 0, 1. Figs. 1-3 illustrate how eqn. 5 can be realised in terms of a delayed two-path digital fiiter structure. As seen from This extra time delay does not create any synchronisation problem as it is the same in both parallel blocks.
Example 1 For illustration, consider an odd N (,V = 7) even symmetry ID linear phase FIR digital filter, from eqns. 8-9, we obtain
Using eqns. 10-11, the realisation of the delayed twopath linear phase FIR filter structure is shown in Fig. 4 . Defining a basic cell as shown in Fig. 5 . This basic cell shall be used in all the systolic array realisations introduced in this paper. Systolic array realisations of A,(z-~),, and A , ( z -~) , , for both (N ~ 1)/2 even (i.e. K = E ) and odd (i.e. K = 0) are shown, respectively, in Figs. 6-7. 
Even N delayed two -path systolic structures
For N is even, on substituting eqn. 2 into eqn. 1, we obtain
In general, H(z-'j can be decomposed into the sum of two polynomials in z as (13) where the subscript E represents even N and the sub-
For [ ( N / 2 ) -13 even, we have 
(16) and
(17) The realisation of the delayed two-path structure for the case of odd N cannot be applied directly to the even N case because the filter transfer function H ( z -I ) cannot be separated into two polynomials in variable z-'. Let us first consider the systolic realisations of eqns. 14-17, it is interesting to find that four systolic arrays can be formulated for eqns. 14-17 using the same type of basic cell as defined in Fig. 5. Fig. 8 shows the systolic array realisations for A,(z I),, and A1(zY'),, of eqns. 14-15. 
Pure systolic structures
The structure as shown in Fig. 3 requires global data communications in which the outputs of the two paths have to be added together. This kind of nonlocal communications can be avoided by systolising the outputs of the two paths to form a pure systolic delayed two-path linear phase FIR digital filter. This can be achieved by inserting one extra delay between the two inputs and between the two outputs of the two paths as shown in Fig. 12 . 
Concluding remarks
In this paper, a systolic realisation method for delayed two-path 1D linear phase FIR digital filters suitable for high speed filtering applications has been presented. Besides using pipelining of systolic arrays to increase speed, the method also makes use of the symmetry property of coefficients to reduce the number of multiplications in the delayed two-path FIR digital filter structure. The present method does serve as a useful way to increase the processing speed of ID linear phase FIR digital filters. With an additional use of coefficients in the form of powers-of-two 19-1 I] or f 1 and 0 [12] , the processing speed of the proposed digital filter structure can further be enhanced and it will be most attractive for real-time adaptive and nonadaptive digital filtering applications.
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